Search by job, company or skills

Staff DFT Engineer

Early Applicant
  • Posted 6 days ago
  • Be among the first 10 applicants

Job Description

Job Title: Staff DFT Engineer

Role Summary:

As a DFT engineer at Alphawave Semi, you will be working on end-to-end Custom Silicon Design cycle, from DFT-architecture planning to delivering qualified Si parts to our customers. You will be using some the best industry-standard tools and Alphawave specific workflows to implement full chip level advanced Scan and MBIST insertion, verification, and pattern generation. Your role will involve collaborating closely with customers, working hand-in-hand with RTL/PD teams and supporting Test/Product Engineering teams.

What you'll do:

  • Develop and implement comprehensive DFT architectures, collaborating on early planning stages.
  • Implement scan and MBIST using industry-standard EDA tools.
  • Develop and execute DFT verification plans (pattern generation, fault simulation).
  • Collaborate with cross-functional teams to resolve DFT-related issues.
  • Document DFT architecture and verification results.
  • Serve as the primary point of contact for DFT-related inquiries and lead the implementation efforts, ensuring alignment with customer requirements.

What you'll need:

  • BTech/MTech in EE or related field, 8+ years DFT experience.
  • Proven leadership in complete DFT implementation and team guidance.
  • Deep understanding of advanced DFT techniques.

Nice to have

  • Experience driving DFT implementation on large designs.
  • Familiarity with advanced DFT techniques (e.g. In-system test, SSN, multi-die testing).
  • Silicon debug experience related to DFT.
  • Tool and methodology development related to DFT.

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 151490149

Similar Jobs

Bengaluru, India

Skills:

TclVerilogPythonPerlMBISTSiemens Mentor TessentsystemverilogATPGPre-Silicon test planningDFT methodologiesDFT Compilerlow power conceptsRTL design for DFTScanIJTAGSynopsys TetraMAXDFT Integration VerificationMemory Repair

Bengaluru, India

Skills:

Logic DesignPerlPythonTclStaMBIST OCC validation flowsCadenceMentorPhysical design flowsSpyGlass DFT rulesScan insertion and ATPG toolsHierarchical DFT and SDC constraint managementDigital Circuit DesignSSN design and IEEE 1687 IJTAG standardsSynopsysRTL design synthesis

Bengaluru, India

Skills:

Logic DesignTclPythonPerlMentorMBIST OCC validation flowsSynopsysDigital Circuit DesignScan insertion and ATPG toolsHierarchical DFT and SDC constraint managementSpyGlass DFT rulesStaCadencePhysical design flowsSSN design and IEEE 1687 IJTAG standardsRTL design synthesis