Search by job, company or skills

A

ASIC Verification Lead

9-16 Years
0.07 - 1.07 LPA
new job description bg glownew job description bg glownew job description bg svg
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Description

Job Title: ASIC Verification Lead

Location: Bangalore (Whitefield)

Exp : 9 - 16 yrs

Budget : upto 70 lacs

Job Description

ASIC Verification Lead Summary of the offer: Integrating ASIC functional verification team. ASIC developed include network controller, router and cache coherence controller targeting Bull high-end servers and Bull high-performance (big data and exascale servers). Using Constraint-Random, Coverage Driven functional verification methodologies underlying UVM verification framework to ensure full and effective verification of complex ASIC.

Main responsibilities:

. Acquire knowledge of the architecture and microarchitecture of the ASIC by studying specifications and interacting with the architecture and logical design teams.

. Participate in defining overall verification strategies and methodologies, and the required simulation environments. Develop, maintain and publish verification specifications.

. Write and perform closely test plans with the logical design team.

. Develop coverage models and verification environments using UVM-SystemVerilog / C ++

. Monitor, analyze and debug simulation errors.

. Monitor and analyze simulation coverage results to improve tests accordingly thereby achieving coverage targets on time.

. Submit recommendations on tools and methodologies to develop to improve productivity. Mentor junior engineers on how to produce a maintainable and reusable code across projects.

Skills:

. Participated in the successful verification of a complex SoC or ASIC.

. Mastering UVM or equivalent verification methodology.

. Proficient developer of Constraint-Random / Coverage-Driven verification environments in SystemVerilog / C ++ (drivers / monitors, constraint random tests, checkers and self-checking models and coverage models written in SystemVerilog-Covergrourp / SVA)

. Strong knowledge of simulation tools and coverage database visualization tools

. Developed test plans that helped identifying sharp functional defects.

. efficiency in problem solving by rapidly identifying their root cause and developing patches or workarounds under tight timing constraints

. Experienced in improving processes and methodologies

. Experience in managing tasks for a small team. Required minimum experience:

. 7 years Required minimum studies:

. Master/Engineer in Electronics and Communication Engineering.

Check Your Resume for Match

Upload your resume and our tool will compare it to the requirements for this job like recruiters do.

More Info

Job Type:
Employment Type:

About Company

Antal International is a global executive search organisation with over 130 offices in more than 30 countries. We have a network of over 800 people operating under the Antal brand, successfully placing talent for professional positions in over 75 countries around the world. We believe our value and uniqueness lie in our skill base and industry

Job ID: 134351343

Similar Jobs