WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

 RTL Design Engineer – FPGA High-Speed Connectivity IP

THE ROLE

AMD is seeking a highly motivated RTL Design Engineer to join our FPGA Connectivity IP team. In this role, you will be responsible for the architecture, design, development, and validation of high-performance RTL IPs that enable next-generation FPGA connectivity solutions. You will contribute to the development of advanced High-Speed I/O subsystems and play a key role in delivering innovative features for AMD's industry-leading FPGA products.

Working in a collaborative, global engineering environment, you will participate throughout the product development lifecycle—from requirements definition and microarchitecture development to RTL implementation, verification, and silicon enablement.

THE PERSON

The ideal candidate is a skilled RTL Design Engineer with strong expertise in digital design, FPGA architecture, and high-speed connectivity protocols. You possess a solid understanding of AMD/Xilinx FPGA architecture and hands-on experience developing high-quality RTL designs for complex SoCs or FPGA-based systems.

You thrive in a fast-paced environment, enjoy tackling challenging technical problems, and are passionate about developing innovative connectivity solutions. The role requires close collaboration with architecture, verification, software, and system teams across multiple geographies.

Qualifications

Strong knowledge of system-level architecture including buses like AXI, bridges, memory controllers , High Speed serial connectivity, etc
Strong in digital design, micro architecture , RTL development
Strong in VHDL/Verilog, System C, system debug, timing analysis
Hands on experience with AMD/Xilinx FPGA device and Vivado toolchain.
Hands on experience with architecting / micro-architecture / detailed design from functional specifications.
Lint, CDC, synthesis flow and static timing flows, formal checking, etc. experience.
Working knowledge / experience C++, TCL, Perl, Python is required
Has a solid desire to learn and explore new technologies.
Ability to develop longer-range project plans and schedules to complete complex projects or new product development.
Ability to effectively communicate with customers about existing and new product directions and technology.
Strong communication and presentation skills.
Close collaboration with different teams across various time zones.

Academic Credentials

Bachelor's or Master's degree in computer engineering/Electrical/Electronic Engineering with 4+ years of exp

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available here.

This posting is for an existing vacancy.

RTL Design Engineer FPGA High-Speed Connectivity IP