Search by job, company or skills
Showing 1 job
Skills:
Hdl Languages, Verilog, Sta, circuit modeling, timing ECO techniques, Timing Closure, cpu design, standard cell libraries