
Search by job, company or skills
Showing 3 jobs
Skills:
debugging complex IP designs, UVM methodology, test plan reviews, testbench development, systemverilog
Skills:
Debugging, Regression Testing, Test Planning, Design Verification, IP Verification, systemverilog, Uvm, Testbench Development, Verification Architecture, Simulation, Coverage Closure
Skills:
System Verilog, Pcie, Uvm, PXC, CXL, RTL Design using Verilog
