Debugging, Test Planning, Simulation, systemverilog, Uvm, IP verification, Testbench development, Verification architecture, Mentoring

testbench development, UVM methodology, test plan reviews, debugging complex IP designs, systemverilog

Coding, Usb, Verilog, Ethernet, Pcie, Sata, Rtl Design, RTL, ASIC Design, Principal