Verilog, System Verilog, Python, Ovm, Uvm, LLMs, ML technologies, formal verification, SV, EDA Tools

C, Verilog, Tcl, System Verilog, Python, Perl, Microprocessor architecture, Assertions, UVM methodology, Metric Driven Verification, Constrained random methodologies, Formal verification methodologies, SoC Verification