rtl development , Embedded C, Verilog, Iar, Modelsim, Altera Signaltap, Jlink, Xilinx Ise, systemverilog, Microsemi Libero, VHDL, Synopsys Identify, Xilinx Chipscope, Libero SoC, altera quartus, Jtrace

Uart, Verilog, Embedded Software, Spi, C, Synplicity, Silicon Validation, SERDES architecture, high-speed serial communications protocols, JESD204C, JESD204B, PMA features, Synthesis Placement constraints, I3C, protocol exercisers, Oscilloscopes, HDMI, STA constraint definition, Timing Closure, Failure Analysis, Board level debug, Modelsim, DisplayPort, VHDL, integrated logic analyzers, USB3.2, digital analyzers, AMBA protocols, Debug